Database Paper Browser

Back to papers

Lowering the Latency of Data Processing Pipelines Through FPGA based Hardware Acceleration

Summary: FPGA-based acceleration lowers pipeline latency by reducing data movement and speeding scoring via a decision-tree ensemble. The compact FPGA engine boosts throughput, integrates with earlier stages, and delivers two orders of magnitude speedup over CPU on a real Amazon F1 baseline. (summarized by gpt-5-nano on Feb 09 2026)

Paper ID
12268
Venue
VLDB
Year
2020
Pagerank
4.5977431e-05
Overall Rank
8,048 | 44.02%
DOI
10.14778/3357377.3357383

Incoming Non-self Citations Over Time

Authors

Incoming Citations (Sorted by Pagerank)

Showing 5 of 5 citing papers.

Previous Page 1 / 1 Next

Outgoing Citations (Sorted by Pagerank)

Showing 10 of 10 cited papers.

Citations counted here include only citations to other VLDB/SIGMOD/CIDR/PODS papers in this database.

Previous Page 1 / 1 Next

Semantically Similar Papers