Database Paper Browser

Back to papers

Scotch: Generating FPGA-Accelerators for Sketching at Line Rate

Summary: Scotch generates FPGA accelerators for sketch maintenance from a domain-specific language. Code generator maps sketches to hardware; auto-tunes summary size; delivers up to 100x throughput and up to 5x energy efficiency vs CPU/GPU. (summarized by gpt-5-nano on Feb 09 2026)

Paper ID
12479
Venue
VLDB
Year
2021
Pagerank
4.4614498e-05
Overall Rank
8,717 | 39.36%
DOI
10.14778/3430915.3430919

Incoming Non-self Citations Over Time

Authors

Incoming Citations (Sorted by Pagerank)

Showing 3 of 3 citing papers.

Previous Page 1 / 1 Next

Outgoing Citations (Sorted by Pagerank)

Showing 11 of 11 cited papers.

Citations counted here include only citations to other VLDB/SIGMOD/CIDR/PODS papers in this database.

Previous Page 1 / 1 Next

Semantically Similar Papers