DBScholar

Back to papers

Efficient Hard Real-Time Transaction Processing - Unachievable in Software

Summary: Demonstrates throughput-tuned CPU transaction engines exhibit large latency tails (Cicada YCSB), making efficient hard‑real‑time guarantees infeasible in software. Advocates FPGA-based transaction processors for deterministic low latency, despite persistence/concurrency challenges. (summarized by gpt-5-mini on Feb 09 2026)

Paper ID
380
Venue
CIDR
Year
2020
Pagerank
5.093636e-05
Overall Rank
11,747 | 19.41%
DOI
-

Incoming Non-self Citations Over Time

No non-self incoming citations found for this paper in this database.

Authors

BibTeX Citation

@inproceedings{nerone_cidr20,
        address = {Amsterdam, Netherlands},
        series = {{CIDR} '20},
        title = {{Efficient Hard Real-Time Transaction Processing - Unachievable in Software}},
        booktitle = {Proceedings of the {Conference} on {Innovative} {Data} {Systems} {Research}},
        author = {Nerone, Matheus A. and Manegold, Stefan and Pirk, Holger},
        year = {2020}
}

Incoming Citations (Sorted by Pagerank)

Showing 0 of 0 citing papers.

Rank Citing Paper Year Venue Pagerank
Previous Page 1 / 1 Next

Outgoing Citations (Sorted by Pagerank)

Showing 1 of 1 cited papers.

Citations counted here include only citations to other VLDB/SIGMOD/CIDR/PODS papers in this database.

Rank Cited Paper Year Venue Pagerank
760 Cicada: Dependably Fast Multi-Core In-Memory Transactions 2017 SIGMOD 0.0001425909
Previous Page 1 / 1 Next

Semantically Similar Papers