DBScholar

Back to papers

RSR-core: A High-Performance Engine for Low-Bit Matrix-Vector Multiplication

Summary: RSR-core turns Redundant Segment Reduction for 1-/1.58-bit matrix-vector multiplication into optimized CPU/CUDA kernels, enabling practical binary/ternary LLM inference. HuggingFace integration delivers up to 62× CPU and 1.9× CUDA token-generation speedups. (summarized by gpt-5.6-luna on Aug 28 2026)

Paper ID
h2fdcae357b3439c6
Venue
VLDB
Year
2026
Pagerank
4.9793485e-05
Overall Rank
10,999 | 26.05%
DOI
10.14778/3827998.3828107

Incoming Non-self Citations Over Time

No non-self incoming citations found for this paper in this database.

Authors

BibTeX Citation

@article{dehghankar_vldb26,
        title = {{RSR-core: A High-Performance Engine for Low-Bit Matrix-Vector Multiplication}},
        author = {Dehghankar, Mohsen and Asudeh, Abolfazl},
        journal = {PVLDB},
        series = {{VLDB} '26},
        volume = {19},
        number = {12},
        pages = {4726--4729},
        doi = {10.14778/3827998.3828107},
        url = {https://doi.org/10.14778/3827998.3828107},
        year = {2026}
}

Incoming Citations (Sorted by Pagerank)

Showing 0 of 0 citing papers.

Rank Citing Paper Year Venue Pagerank
Previous Page 1 / 1 Next

Outgoing Citations (Sorted by Pagerank)

Showing 1 of 1 cited papers.

Citations counted here include only citations to other VLDB/SIGMOD/CIDR/PODS papers in this database.

Rank Cited Paper Year Venue Pagerank
4,715 Maximum Inner Product is Query-Scaled Nearest Neighbor 2025 VLDB 6.4554594e-05
Previous Page 1 / 1 Next

Semantically Similar Papers