Database Paper Browser

Back to papers

Complex Event Detection at Wire Speed with FPGAs

Summary: FPGA-implemented complex event detection inserted between the NIC and CPU enables real-time CEP at gigabit wire speed. The design delivers constant, predictable latency independent of network load, packet size, or data distribution, enabling efficient hybrid CPU-FPGA stream processing. (summarized by gpt-5-nano on Feb 09 2026)

Paper ID
10114
Venue
VLDB
Year
2010
Pagerank
6.7624761e-05
Overall Rank
3,791 | 73.63%
DOI
-

Incoming Non-self Citations Over Time

Authors

Incoming Citations (Sorted by Pagerank)

Showing 14 of 14 citing papers.

Previous Page 1 / 1 Next

Outgoing Citations (Sorted by Pagerank)

Showing 7 of 7 cited papers.

Citations counted here include only citations to other VLDB/SIGMOD/CIDR/PODS papers in this database.

Previous Page 1 / 1 Next

Semantically Similar Papers

Overall Rank Paper Year Venue Pagerank
5,178 FPGA-based Data Partitioning 2017 SIGMOD 5.6438393e-05
6,612 Complete Event Trend Detection in High-Rate Event Streams 2017 SIGMOD 4.9948556e-05
10,043 Accelerating Stream Processing Engines via Hardware Offloading 2026 SIGMOD 4.1945683e-05
4,457 Real-Time Multi-Pattern Detection over Event Streams 2019 SIGMOD 6.1702339e-05
259 High-Performance Complex Event Processing over Streams 2006 SIGMOD 0.00030174924
2,272 Streams on Wires — A Query Compiler for FPGAs 2009 VLDB 9.1334837e-05
7,318 Efficient Adaptive Detection of Complex Event Patterns 2018 VLDB 4.7638874e-05
4,385 Flexible Query Processor on FPGAs 2013 VLDB 6.2331718e-05
2,821 Plan-based Complex Event Detection across Distributed Sources 2008 VLDB 8.0619099e-05
950 Data Processing on FPGAs 2009 VLDB 0.00015108484