DBScholar

Back to papers

Fun with Hardware Transactional Memory

Summary: HTM is not just a faster latch; it enables a fundamental rethink of synchronization in multicore systems. It argues HTM could drive a rethink of locks, memory management, and concurrent data structures, with implications for future in-memory DBs. (summarized by gpt-5-nano on Feb 09 2026)

Paper ID
4923
Venue
SIGMOD
Year
2014
Pagerank
-
Overall Rank
13,604 | 6.67%
DOI
10.1145/2588555.2602132

Incoming Non-self Citations Over Time

No non-self incoming citations found for this paper in this database.

Authors

BibTeX Citation

@inproceedings{herlihy_sigmod14,
        title = {{Fun with Hardware Transactional Memory}},
        author = {Herlihy, Maurice},
        series = {{SIGMOD} '14},
        booktitle = {Proceedings of the {ACM} {SIGMOD} International Conference on Management of Data},
        publisher = {Association for Computing Machinery},
        doi = {10.1145/2588555.2602132},
        url = {https://dl.acm.org/doi/10.1145/2588555.2602132},
        year = {2014}
}

Incoming Citations (Sorted by Pagerank)

Showing 0 of 0 citing papers.

Rank Citing Paper Year Venue Pagerank
Previous Page 1 / 1 Next

Outgoing Citations (Sorted by Pagerank)

Showing 0 of 0 cited papers.

Citations counted here include only citations to other VLDB/SIGMOD/CIDR/PODS papers in this database.

Rank Cited Paper Year Venue Pagerank
Previous Page 1 / 1 Next

Semantically Similar Papers