DBScholar

Back to papers

Hardware Acceleration of Compression and Encryption in SAP HANA

Summary: FPGA-based accelerator offloads compression and encryption in SAP HANA, addressing I/O bottlenecks in an in-memory DB. SAP HANA traces show compression-then-encryption pipelines, multiple cipher modes, and FPGA-based decryption with CPU decompression, yielding tunable latency/throughput and storage-cost trade-offs. (summarized by gpt-5-nano on Feb 09 2026)

Paper ID
12995
Venue
VLDB
Year
2022
Pagerank
5.5853563e-05
Overall Rank
7,604 | 47.84%
DOI
10.14778/3554821.3554822

Incoming Non-self Citations Over Time

Authors

BibTeX Citation

@article{chiosa_vldb22,
        title = {{Hardware Acceleration of Compression and Encryption in SAP HANA}},
        author = {Chiosa, Monica and Maschi, Fabio and Müller, Ingo and Alonso, Gustavo and May, Norman},
        journal = {PVLDB},
        series = {{VLDB} '22},
        volume = {15},
        number = {12},
        pages = {3277--3291},
        doi = {10.14778/3554821.3554822},
        url = {https://doi.org/10.14778/3554821.3554822},
        year = {2022}
}

Incoming Citations (Sorted by Pagerank)

Showing 8 of 8 citing papers.

Previous Page 1 / 1 Next

Outgoing Citations (Sorted by Pagerank)

Showing 12 of 12 cited papers.

Citations counted here include only citations to other VLDB/SIGMOD/CIDR/PODS papers in this database.

Previous Page 1 / 1 Next

Semantically Similar Papers