Efficient Event Processing through Reconfigurable Hardware for Algorithmic Trading

Summary: fpga-ToPSS uses reconfigurable FPGAs for line-rate, low-latency publish/subscribe event processing in high-frequency trading. Its distinctive engine performs expressive Boolean predicate matching, enabling autonomous execution of complex financial strategies. (summarized by gpt-5.6-luna on Jul 24 2026)

Paper ID: 10179
Venue: VLDB
Year: 2010
Pagerank: 7.0765817e-05
Overall Rank: 3,846 | 73.62%
DOI: 10.14778/1920841.1921029

Incoming Non-self Citations Over Time

Authors

1. Mohammad Sadoghi (University of Toronto)
2. Martin Labrecque (University of Toronto)
3. Harsh Singh (University of Toronto)
4. Warren Shum (University of Toronto)
5. Hans-Arno Jacobsen (University of Toronto)

BibTeX Citation

@article{sadoghi_vldb10,
        title = {{Efficient Event Processing through Reconfigurable Hardware for Algorithmic Trading}},
        author = {Sadoghi, Mohammad and Labrecque, Martin and Singh, Harsh and Shum, Warren and Jacobsen, Hans-Arno},
        journal = {PVLDB},
        series = {{VLDB} '10},
        volume = {3},
        number = {2},
        doi = {10.14778/1920841.1921029},
        url = {https://doi.org/10.14778/1920841.1921029},
        year = {2010}
}

Incoming Citations (Sorted by Pagerank)

Showing 7 of 7 citing papers.

Rank	Citing Paper	Year	Venue	Pagerank
1,773	Ibex—An Intelligent Storage Engine with Support for Advanced SQL Off-loading	2014	VLDB	9.7895875e-05
3,744	Complex Event Detection at Wire Speed with FPGAs	2010	VLDB	7.1576479e-05
3,804	Skeleton Automata for FPGAs: Reconfiguring without Reconstructing	2012	SIGMOD	7.1112233e-05
4,313	Flexible Query Processor on FPGAs	2013	VLDB	6.767137e-05
5,310	Low-Latency Handshake Join	2014	VLDB	6.2702891e-05
6,016	BE-Tree: An Index Structure to Efficiently Match Boolean Expressions over High-dimensional Discrete Space	2011	SIGMOD	6.0082425e-05
8,420	Histograms as a Side Effect of Data Movement for Big Data	2014	SIGMOD	5.4279873e-05

Outgoing Citations (Sorted by Pagerank)

Showing 3 of 3 cited papers.

Citations counted here include only citations to other VLDB/SIGMOD/CIDR/PODS papers in this database.

Rank	Cited Paper	Year	Venue	Pagerank
922	Data Processing on FPGAs	2009	VLDB	0.00013207382
2,181	Streams on Wires — A Query Compiler for FPGAs	2009	VLDB	9.0101847e-05
2,581	Boosting XML Filtering with a Scalable FPGA-based Architecture	2009	CIDR	8.3882047e-05

Semantically Similar Papers

#	Overall Rank	Paper	Year	Venue
1	12,855	A-TOPSS - A Publish/Subscribe System Supporting Approximate Matching	2002	VLDB
2	229	High-Performance Complex Event Processing over Streams	2006	SIGMOD
3	8,322	Event Trend Aggregation Under Rich Event Matching Semantics	2019	SIGMOD
4	2,581	Boosting XML Filtering with a Scalable FPGA-based Architecture	2009	CIDR
5	11,116	Program your (custom) SIMD instruction set on FPGA in C++	2024	CIDR
6	11,747	Efficient Hard Real-Time Transaction Processing - Unachievable in Software	2020	CIDR
7	12,507	Supporting a Spectrum of Out-of-Order Event Processing Technologies: From Aggressive to Conservative Methodologies	2009	SIGMOD
8	922	Data Processing on FPGAs	2009	VLDB
9	4,313	Flexible Query Processor on FPGAs	2013	VLDB
10	3,744	Complex Event Detection at Wire Speed with FPGAs	2010	VLDB